Open in tt-awesome →

whisper

official ⑂ chipsalliance/VeeR-ISS
C++ · Apache-2.0 · 96⭐ ·

RISC-V Instruction Set Simulator (ISS) used by Tenstorrent for processor verification. Powers the co-simulation architecture checker.

📦 Repo
LATEST r1.864 2026-09-24T19:46:01Z Release notes ↗
2 previous releases
r.1865 2026-10-06T01:29:47Z
1.861 2026-05-11T15:44:36Z
See all releases on GitHub ↗
risc-v iss simulator verification