7#ifndef ZEPHYR_INCLUDE_DRIVERS_PLL_H_
8#define ZEPHYR_INCLUDE_DRIVERS_PLL_H_
clock_control_tt_bh_clock_config
Definition clock_control_tt_bh.h:23
@ CLOCK_CONTROL_TT_BH_CONFIG_BYPASS
Definition clock_control_tt_bh.h:24
clock_control_tt_bh_clock
Definition clock_control_tt_bh.h:10
@ CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_2
Definition clock_control_tt_bh.h:17
@ CLOCK_CONTROL_TT_BH_CLOCK_ARCCLK
Definition clock_control_tt_bh.h:12
@ CLOCK_CONTROL_TT_BH_INIT_STATE
Definition clock_control_tt_bh.h:20
@ CLOCK_CONTROL_TT_BH_CLOCK_GDDRMEMCLK
Definition clock_control_tt_bh.h:19
@ CLOCK_CONTROL_TT_BH_CLOCK_APBCLK
Definition clock_control_tt_bh.h:14
@ CLOCK_CONTROL_TT_BH_CLOCK_AXICLK
Definition clock_control_tt_bh.h:13
@ CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_0
Definition clock_control_tt_bh.h:15
@ CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_3
Definition clock_control_tt_bh.h:18
@ CLOCK_CONTROL_TT_BH_CLOCK_L2CPUCLK_1
Definition clock_control_tt_bh.h:16
@ CLOCK_CONTROL_TT_BH_CLOCK_AICLK
Definition clock_control_tt_bh.h:11