![]() |
TT-System-Firmware APIs 19.15.99
Tenstorrent Firmware
|
Bit-position reset line IDs for Tenstorrent Blackhole reset banks. More...

Go to the source code of this file.
Macros | |
| #define | TT_BH_ETH_TILE_ID(n) |
| #define | TT_BH_ETH_RISC_ID(n) |
| #define | TT_BH_DDR_TILE_ID(n) |
| #define | TT_BH_DDR_RISC_ID(n) |
| #define | TT_BH_L2CPU_TILE_ID(n) |
| #define | TT_BH_L2CPU_RISC_ID(n) |
| #define | TT_BH_GLOBAL_SYSTEM_RESET_ID 0 |
| #define | TT_BH_GLOBAL_NOC_RESET_ID 1 |
| #define | TT_BH_GLOBAL_REFCLK_CNT_EN_ID 7 |
| #define | TT_BH_GLOBAL_PCIE0_RESET_ID 8 |
| #define | TT_BH_GLOBAL_PCIE1_RESET_ID 9 |
| #define | TT_BH_GLOBAL_PTP_RESET_ID 13 |
Bit-position reset line IDs for Tenstorrent Blackhole reset banks.
Dual-field registers share one controller instance; tile and RISC halves use distinct bit ranges. IDs are physical bit indices into the MMIO word.
| #define TT_BH_DDR_RISC_ID | ( | n | ) |
| #define TT_BH_DDR_TILE_ID | ( | n | ) |
| #define TT_BH_ETH_RISC_ID | ( | n | ) |
| #define TT_BH_ETH_TILE_ID | ( | n | ) |
| #define TT_BH_GLOBAL_NOC_RESET_ID 1 |
| #define TT_BH_GLOBAL_PCIE0_RESET_ID 8 |
| #define TT_BH_GLOBAL_PCIE1_RESET_ID 9 |
| #define TT_BH_GLOBAL_PTP_RESET_ID 13 |
| #define TT_BH_GLOBAL_REFCLK_CNT_EN_ID 7 |
| #define TT_BH_GLOBAL_SYSTEM_RESET_ID 0 |
| #define TT_BH_L2CPU_RISC_ID | ( | n | ) |
| #define TT_BH_L2CPU_TILE_ID | ( | n | ) |