OCAH4CORECluster_AsyncQueueSource_TLBundleD_a9d32s1k1z2u
Generated by CIRCT.
Ports
| Name | Direction | Type | Description |
|---|---|---|---|
clock | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7] |
reset | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:70:7] |
io_enq_ready | output | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_enq_valid | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_enq_bits_opcode | input | [2:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_enq_bits_size | input | [1:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_enq_bits_source | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_enq_bits_data | input | [31:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_mem_0_opcode | output | [2:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_mem_0_size | output | [1:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_mem_0_source | output | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_mem_0_data | output | [31:0] | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_ridx | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_widx | output | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_safe_ridx_valid | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_safe_widx_valid | output | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_safe_source_reset_n | output | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |
io_async_safe_sink_reset_n | input | | @[generators/rocket-chip/src/main/scala/util/AsyncQueue.scala:73:14] |