Open Chiplet Atlas Harness (OCAH) Documentation
Open Chiplet Atlas® (OCA®) Harness Documentation
Guides
Starting with OCAH Technical Reference Manual Integrator Guide Programmer's Guide Application Notes
Version
Downloads
Technical Reference Manual (PDF) Integrator Guide (PDF) Programmer's Guide (PDF) Application Notes (PDF)
Datasheets
System Management Unit (PDF) Debug & Test Ports (PDF) Security Processor (PDF) System Management Controller (PDF) AXI-over-UCIe Bridge (PDF)
GitHub Discussions
Tenstorrent

Technical Reference Manual

    • Documentation Overview
      • List of Figures
      • List of Tables
    • OCAH Architecture & Design
      • Platform Overview
      • OCAH Memory Map
      • Power Domains
      • Clock Domains
      • Reset
      • RTL Assertions
    • OCAH Platform Components
      • System Management Unit (SMU)
        • Security Processor (SEP)
          • Overview
          • Threat Model
          • Attack Countermeasures
          • Clocks and Resets
            • SEP Reset Controller
          • CPU
          • Boot ROM
          • Interconnect
          • Interrupts
          • Peripherals
            • Direct Memory Access (DMA)
            • Mailboxes
            • Peripheral Subsystem
            • Serial Peripheral Interface (SPI)
            • Watchdog Timer (WDT)
          • Security and Lifecycle
            • OTP Fuse Controller
            • Token Processing
            • Security Disable
            • Lifecycle Controller
            • Test Mode Entry
          • Cryptographic Subsystem
            • TRNG and DRBG
            • Entropy Source
            • Entropy Pool
            • AES Cipher
            • HMAC-SHA2
            • KMAC-SHA3
            • Adams Bridge (ABR)
            • OTBN PKA Public Key Accelerator
            • Key Manager
              • Architecture
          • Memory Map and Register Reference
        • System Management Controller (SMC)
          • Overview
          • Clocks and Resets
          • CPU
          • Boot ROM
          • Interconnect
          • Interrupts
          • Peripherals
            • Direct Memory Access Engine
            • Zeroer
            • Watchdog Timer (WDT)
            • Mailboxes
            • System Timer OCTS
            • eFuse
            • UART 16550
            • Log Engine
            • I2C
            • I3C
            • AVSBus Controller
            • GPIO
            • Telemetry Receiver
          • Design-for-Debug and CLA
          • eFuse Scan Protection
          • Memory Map and Register Reference
        • Debug & Test Ports (DTP)
          • Overview
          • Clocks and Resets
          • JTAG Operation
          • Cross-Trigger Operation
          • IP Reference
            • JTAG
              • JTAG Interface Unit
              • JTAG PTAP
              • JTAG STAP
            • Cross-Trigger
              • Cross-Trigger Network
              • Cross-Trigger Port
              • Cross-Trigger Matrix
          • Configuration and Reference
      • System Management Network (SMN)
      • AXI-over-UCIe Bridge (AoU)
        • Overview and Features
        • Architecture
        • Interrupts and Errors
        • PPA
        • Appendices
          • Appendix B. Referenced Documents
    • RTL Modules Reference
      • IP
        • AVSBus Controller
        • AXI Alias Remap
        • AXI Filter
        • AXI Hang Detector
        • AXI-Lite Mailbox
        • AXI Window Remap
        • DRBG
        • eFuse
        • Entropy Source
        • GPIO
        • I2C
        • I3C
        • iDMA
        • Key Manager
        • Memory Interface
        • Output Remap
        • Scrambler
        • System Timer
        • Telemetry Receiver
        • Zeroer
        • Cross-Trigger Matrix
        • Cross-Trigger Network
        • Cross-Trigger Port
        • JTAG to AXI
        • JTAG Interface Unit
        • JTAG PTAP
        • JTAG STAP
        • Log Engine
        • UART 16550
        • UART Log Engine Wrapper
        • UART Wrapper
      • Subsystems
        • SEP
        • SMC
        • DTP
        • SMU
        • AXI-over-UCIe
      • Common
        • ocah_prim
        • ocah_prim_generic
        • TL-UL
    • IP Reference
    • Appendices
      • Register Field Access Notation
      • Referenced Documents
  • Application Notes
    • latest
  • Getting Started and Contributing Guide
    • latest
  • Integrator Guide
    • latest
  • Open Chiplet Atlas (OCA) Harness
    • latest
  • Programmer's Guide
    • latest
  • Technical Reference Manual
    • latest
  • Guides
  • Technical Reference Manual
  • RTL Modules Reference
  • Common
  • TL-UL

TL-UL

Parsed from the RTL.

  • tlul_adapter_host

  • tlul_adapter_reg

  • tlul_adapter_sram

  • tlul_cmd_intg_chk

  • tlul_cmd_intg_gen

  • tlul_data_integ_dec

  • tlul_data_integ_enc

  • tlul_err

  • tlul_err_resp

  • tlul_fifo_sync

  • tlul_pkg

  • tlul_rsp_intg_chk

  • tlul_rsp_intg_gen

  • tlul_socket_1n

  • tlul_sram_byte

ocah_prim_generic IP Reference
Open Chiplet Atlas

The Open Chiplet Atlas® has been developed by Tenstorrent as an open standard.

This page was built using the Antora default UI, licensed under the terms of the MPL-2.0 license.