OCAH4CORECluster_Queue2_TLBundleD_a56d64s4k2z4u

Generated by CIRCT.

Ports

Table 1. Ports
Name	Direction	Type	Description
`clock`	input		@[src/main/scala/chisel3/util/Decoupled.scala:243:7]
`reset`	input		@[src/main/scala/chisel3/util/Decoupled.scala:243:7]
`io_enq_ready`	output		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_valid`	input		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_opcode`	input	`[2:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_param`	input	`[1:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_size`	input	`[3:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_source`	input	`[3:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_sink`	input	`[1:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_denied`	input		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_data`	input	`[63:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_enq_bits_corrupt`	input		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_ready`	input		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_valid`	output		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_opcode`	output	`[2:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_size`	output	`[3:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_source`	output	`[3:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_denied`	output		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_data`	output	`[63:0]`	@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
`io_deq_bits_corrupt`	output		@[src/main/scala/chisel3/util/Decoupled.scala:255:14]