OCAH4CORECluster_Queue2_TLBundleE_a56d64s6k2z4c

Generated by CIRCT.

Ports

Table 1. Ports
NameDirectionTypeDescription
clockinput@[src/main/scala/chisel3/util/Decoupled.scala:243:7]
resetinput@[src/main/scala/chisel3/util/Decoupled.scala:243:7]
io_enq_readyoutput@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
io_enq_validinput@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
io_enq_bits_sinkinput[1:0]@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
io_deq_readyinput@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
io_deq_validoutput@[src/main/scala/chisel3/util/Decoupled.scala:255:14]
io_deq_bits_sinkoutput[1:0]@[src/main/scala/chisel3/util/Decoupled.scala:255:14]